

APPARATUS AND METHOD FOR STATE
SELECTABLE TRACE STREAM GENERATION

This application claims priority under 35 USC §119(e)(1) of Provisional Application Number 60/434,184 (TI-34656P) filed December 17, 2002.

Related Applications

- 5 U.S. Patent Application (Attorney Docket No. TI-34654),
entitled APPARATUS AND METHOD FOR SYNCHRONIZATION OF TRACE
STREAMS FROM MULTIPLE PROCESSORS, invented by Gary L.
Swoboda, filed on even date herewith, and assigned to the
assignee of the present application; U.S. Patent
10 Application (Attorney Docket No. TI-34655), entitled
APPARATUS AND METHOD FOR SEPARATING DETECTION AND ASSERTION
OF A TRIGGER EVENT, invented by Gary L. Swoboda, filed on
even date herewith, and assigned to the assignee of the

5 present application; U.S. Patent Application (Attorney
Docket No. TI-34657), entitled APPARATUS AND METHOD FOR
SELECTING PROGRAM HALTS IN AN UNPROTECTED PIPELINE AT NON-
INTERRUPTIBLE POINTS IN CODE EXECUTION, invented by Gary L.
Swoboda and Krishna Allam, filed on even date herewith, and
10 assigned to the assignee of the present application; U.S.
Patent Application (Attorney Docket No. TI-34658), entitled
APPARATUS AND METHOD FOR REPORTING PROGRAM HALTS IN AN
UNPROTECTED PIPELINE AT NON-INTERRUPTIBLE POINTS IN CODE
EXECUTION, invented by Gary L. Swoboda, filed on even date
15 herewith, and assigned to the assignee of the present
application; U.S. Patent Application (Attorney Docket No.
TI-34659), entitled APPARATUS AND METHOD FOR A FLUSH
PROCEDURE IN AN INTERRUPTED TRACE STREAM, invented by Gary
L. Swoboda, filed on even date herewith, and assigned to
20 the assignee of the present application; U.S. Patent
Application (Attorney Docket No. TI-34660), entitled
APPARATUS AND METHOD FOR CAPTURING AN EVENT OR COMBINATION
OF EVENTS RESULTING IN A TRIGGER SIGNAL IN A TARGET
PROCESSOR, invented by Gary L. Swoboda, filed on even date
25 herewith, and assigned to the assignee of the present
application; U.S. Patent Application (Attorney Docket No.
TI-34661), entitled APPARATUS AND METHOD FOR CAPTURING THE
PROGRAM COUNTER ADDRESS ASSOCIATED WITH A TRIGGER SIGNAL IN
A TARGET PROCESSOR, invented by Gary L. Swoboda, filed on
30 even date herewith, and assigned to the assignee of the
present application; U.S. Patent Application (Attorney

5 Docket No. TI-34662), entitled APPARATUS AND METHOD
DETECTING ADDRESS CHARACTERISTICS FOR USE WITH A TRIGGER
GENERATION UNIT IN A TARGET PROCESSOR, invented by Gary
Swoboda and Jason L. Peck, filed on even date herewith, and
assigned to the assignee of the present application U.S.
10 Patent Application (Attorney Docket No. TI-34663), entitled
APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A
PROCESSOR RESET, invented by Gary L. Swoboda, Bryan Thome
and Manisha Agarwala, filed on even date herewith, and
assigned to the assignee of the present application; U.S.
15 Patent (Attorney Docket No. TI-34664), entitled APPARATUS
AND METHOD FOR TRACE STREAM IDENTIFICATION OF A PROCESSOR
DEBUG HALT SIGNAL, invented by Gary L. Swoboda, Bryan
Thome, Lewis Nardini and Manisha Agarwala, filed on even
date herewith, and assigned to the assignee of the present
20 application; U.S. Patent Application (Attorney Docket No.
TI-34665), entitled APPARATUS AND METHOD FOR TRACE STREAM
IDENTIFICATION OF A PIPELINE FLATTENER PRIMARY CODE FLUSH
FOLLOWING INITIATION OF AN INTERRUPT SERVICE ROUTINE;
invented by Gary L. Swoboda, Bryan Thome and Manisha
25 Agarwala, filed on even date herewith, and assigned to the
assignee of the present application; U.S. Patent
Application (Attorney Docket No. TI-34666), entitled
APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A
PIPELINE FLATTENER SECONDARY CODE FLUSH FOLLOWING A RETURN
30 TO PRIMARY CODE EXECUTION, invented by Gary L. Swoboda,
Bryan Thome and Manisha Agarwala filed on even date

5 herewith, and assigned to the assignee of the present application; U.S. Patent Application (Docket No. TI-34667), entitled APPARATUS AND METHOD IDENTIFICATION OF A PRIMARY CODE START SYNC POINT FOLLOWING A RETURN TO PRIMARY CODE EXECUTION, invented by Gary L. Swoboda, Bryan Thome and
10 Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U. S. Patent Application (Attorney Docket No. TI-34668), entitled APPARATUS AND METHOD FOR IDENTIFICATION OF A NEW SECONDARY CODE START POINT FOLLOWING A RETURN FROM A SECONDARY CODE
15 EXECUTION, invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34669), entitled APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF A
20 PAUSE POINT IN A CODE EXECUTION SEQUENCE, invented by Gary L. Swoboda, Bryan Thome and Manisha Agarwala, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34670), entitled APPARATUS AND METHOD FOR COMPRESSION OF
25 A TIMING TRACE STREAM, invented by Gary L. Swoboda and Bryan Thome, filed on even date herewith, and assigned to the assignee of the present application; U.S. Patent Application (Attorney Docket No. TI-34671), entitled APPARATUS AND METHOD FOR TRACE STREAM IDENTIFICATION OF
30 MULTIPLE TARGET PROCESSOR EVENTS, invented by Gary L. Swoboda and Bryan Thome, filed on even date herewith, and

5 assigned to the assignee of the present application; and
U.S. Patent Application (Attorney Docket No. TI-34672
entitled APPARATUS AND METHOD FOR OP CODE EXTENSION IN
PACKET GROUPS TRANSMITTED IN TRACE STREAMS, invented by
Gary L. Swoboda and Bryan Thome, filed on even date
10 herewith, and assigned to the assignee of the present
application are related applications.

Background of the Invention

15

1. Field of the Invention

This invention relates generally to the testing of digital
signal processing units and, more particularly, to the
20 inclusion in the trace data streams of signals identifying
selected events in the digital signal processors under
test. These selected events are communicated to the
testing apparatus by signal groups referred as sync
markers.

25

2. Description of the Related Art

As microprocessors and digital signal processors have
become increasingly complex, advanced techniques have been
30 developed to test these devices. Dedicated apparatus is
available to implement the advanced techniques. Referring
to Fig. 1A, a general configuration for the test and debug

5 of a target processor is shown. The test and debug procedures operate under control of a host processing unit 10. The host processing unit 10 applies control signals to the emulation unit 11 and received (test) data signals from the emulation unit 11 by cable connector 14. The emulation
10 unit 11 applies control signals to and receives (test) signals from the target processing unit 12 by connector cable 15. The emulation unit 11 can be thought of as an interface unit between the host processing unit 10 and the target processor 12. The emulation unit 11 must process
15 the control signals from the host processor unit 10 and apply these signals to the target processor 12 in such a manner that the target processor will respond with the appropriate test signals. The test signals from the target processor 12 can be a variety types. Two of the most
20 popular test signal types are the JTAG (Joint Test Action Group) signals and trace signals. The JTAG signal provides a standardized test procedure in wide use. Trace signals are continuous signals from a multiplicity of junctions in the target processor 12. While the width of the bus
25 interfacing to the host processing unit 10 generally have a standardized width, the bus between the emulation unit 11 and the target processor 12 can be increased to accommodate the increasing complexity of the target processing unit 12. Thus, part of the interface function between the host
30 processing unit 10 and the target processor 12 is to store

5 the test signals until the signals can be transmitted to the host processing unit **10**.

Referring to Fig. 1B, the operation of the trigger generation unit **19** is shown. The trigger unit provides the
10 main component by which the operation/state of the target processor can be altered. At least one event signal is applied to the trigger generation unit **19**. Based on the identity of the event signal(s) applied to the trigger generation unit **19**, a trigger signal is selected. Certain
15 events and combination of events, referred to as an event front, generate a selected trigger signal that results in certain activity in the target processor such as a debug halt. Combinations of different events generating trigger signals are referred to as jobs. Multiple jobs can have
20 the same trigger signal or combination of trigger signals. In the test and debug of the target processor, the trigger signals can provide impetus for changing state in the target processor or for performing a specified activity. The event front defines the reason for the generation of
25 trigger signal. This information is important in understanding the operation of the target processor because, as pointed out above, several combinations of events can result in the generation of a trigger signal. In order to analyze the operation of the target processing
30 unit, the portion of the code resulting in the trigger signal must be identified. However, the events in the host

5 processor leading to the generation of event signals can be complicated. Specifically, the characteristics of an instruction at a program counter address can determine whether a trigger signal should be generated. A trigger signal can be an indication of when an address is within a
10 range of addresses, outside of a range of addresses, some combination of address characteristics, and/or the address is aligned with a reference address. In this instance, the address can be the program address of an instruction or a memory address directly or indirectly referenced by a
15 program instruction.

Trace techniques have assumed an increasing importance in the debug and test of target processors. In this technique, a plurality of streams of information, generally
20 referred to as trace streams, are collected and transferred to the host processing unit for analysis. According to one embodiment of the trace testing technique, a timing stream, a data stream, and program controller stream supply the information. The timing trace stream relates generally to
25 the system clock, the program counter trace stream relates to the executing program, and the data trace stream relates to the results of the executing program. These trace streams are analyzed by the host processor and the activity of the target processor can be reconstructed. The testing
30 by the trace technique is limited by the large amount of data that is transferred from the target processor to host

5 processing unit. The analysis of the target processor is further complicated by the fact that there are periods of processor inactivity. To minimize the transfer of data, the user may wish to avoid providing trace streams for all or selected trace streams during the periods of inactivity.

10 Furthermore, the activity of a processor may be suspended in order to perform an interrupt service routine. It is frequently the situation that an interrupt service routine is known to execute as expected. Once again, the user may wish to eliminate either all of the trace streams

15 associated with the interrupt service routine. When the apparatus includes a pipeline flattener, the interruption of the program execution can result in stored instructions being present in the pipeline flattener. The instructions stored in the pipeline flattener during an interruption of

20 the program execution may or may not be needed for inclusion in the trace stream.

The operation of the target processor involves three states. In the normal code execution state, the execution

25 of normal and interrupt service routines proceed as if there is no test and debug. In secondary code execution, the code is related to a real-time interrupt after a debug event has halted code execution. The central processor code execution is designated as real-time, allowing the

30 service of interrupt designated as real-time after the code execution is halted. The third state involves not running

5 code. No code execution occurs when the emulation
functions are enabled, a debug event halts code execution,
and no real-time interrupt is being serviced after the code
execution is halted. A developer may wish to select during
which states the trace data will be transferred to the host
10 processing unit.

A need has been felt for apparatus and an associated method
having the feature that selected trace streams can be
disabled. It would be a further feature of the apparatus
15 and associated method that selected trace streams can be
disabled during a halt in the program execution. It would
be yet a further feature of the present apparatus and
associated method that selected trace streams can be
disabled during an interrupt service routine. It would be
20 amore particular feature of the apparatus and present
invention to provide information in the trace streams
relating to the instructions stored in the pipeline
flattener during interruptions to the program execution.

5 **Summary of the Invention**

The aforementioned and other features are accomplished, according to the present invention, by providing the target processor with at least two trace streams. One of the
10 trace streams is a timing trace stream. The second trace stream is a program counter trace stream. A third trace stream is a data trace stream. Each of the trace streams is provided by an independent trace generation unit. The transmission of the generated trace stream is accomplished
15 by a trigger unit. The trigger unit can be programmed to transmit selectively trace streams that are state dependent. Thus, if a trace generation unit is inactive, the port uses the bandwidth of the port to transmit the output of an active trace generation unit.

20

Other features and advantages of present invention will be more clearly understood upon reading of the following description and the accompanying drawings and the claims.

25 **Brief Description of the Drawings**

Figure 1A is a general block diagram of a system configuration for test and debug of a target processor, while Figure 1B illustrates a trigger unit in the target
30 processor.

5 Figure 2 is a block diagram of selected components in the target processor used the testing of the central processing unit of the target processor according to the present invention.

10 Figure 3 is a block diagram of selected components of the illustrating the relationship between the components transmitting trace streams in the target processor.

Figure 4A illustrates format by which the timing packets
15 are assembled according to the present invention, while figure 4B illustrates the inclusion of a periodic sync marker in the timing trace stream.

Figure 5 illustrates the parameters for sync markers in the
20 program counter stream packets according to the present invention.

Figure 6A illustrates the sync markers in the program counter trace stream when a periodic sync point ID is
25 generated, while Figure 6B illustrates the reconstruction of the target processor operation from the trace streams according to the present invention.

Figure 7A is a block diagram illustrating the apparatus
30 used in reconstructing the processor operation from the trace streams according to the present invention, while

5 Figure 7B is a block diagram illustrating the where the program counter instruction identification determined for a target processor having a pipeline flattener according to the present invention.

10 Figure 8A and Figure 8B illustrate non-generation and the generation of a timing trace stream with no program counter and data trace streams during secondary code execution for a non-protected pipeline mode of operation, while Figure 8C and 8D illustrate the non-generation and generation of a
15 timing trace stream with no program counter and data trace streams during a secondary code execution for a protected pipeline mode of operation.

Figure 9A and Figure 9B illustrate the effect of program
20 execution stalls on the non-generation and the generation of a timing trace stream with no program counter and data trace streams during secondary code execution for a non-protected pipeline mode of operation, Figure 9C and 9D illustrate the effect of program execution stalls on the
25 non-generation and generation of timing trace streams with no program counter and data trace streams during the secondary code execution for a protected pipeline, Figure 9E and 9F illustrate the effect of program stalls on generation of timing trace streams excluded from and
30 included, respectively, in the program stall intervals where the program counter and the data trace streams are

5 generated during the secondary code execution in a
protected pipeline mode, and Figure 9G and Figure 9H
illustrate the effect of halt intervals on the non-
generation and the generation of timing trace streams,
respectively when the program counter and data trace
10 streams are not present during the secondary code execution
during a secondary code execution in a protected pipeline.

Description of the Preferred Embodiment

15 1. Detailed Description of the Figures

Fig. 1A and Fig. 1B have been described with respect to the
related art.

20 Referring to Fig. 2, a block diagram of selected components
of a target processor **20**, according to the present
invention, is shown. The target processor includes at
least one central processing unit **200** and a memory unit
208. The central processing unit **200** and the memory unit
25 **208** are the components being tested. The trace system for
testing the central processing unit **200** and the memory unit
202 includes three packet generating units, a data packet
generation unit **201**, a program counter packet generation
unit **202** and a timing packet generation unit **203**. The data
30 packet generation unit **201** receives VALID signals,
READ/WRITE signals and DATA signals from the central

5 processing unit **200**. After placing the signals in packets,
the packets are applied to the scheduler/multiplexer unit
204 and forwarded to the test and debug port **205** for
transfer to the emulation unit **11**. The program counter
packet generation unit **202** receives PROGRAM COUNTER
10 signals, VALID signals, BRANCH signals, and BRANCH TYPE
signals from the central processing unit **200** and, after
forming these signal into packets, applies the resulting
program counter packets to the scheduler/multiplexer **204**
for transfer to the test and debug port **205**. The timing
15 packet generation unit **203** receives ADVANCE signals, VALID
signals and CLOCK signals from the central processing unit
200 and, after forming these signal into packets, applies
the resulting packets to the scheduler/multiplexer unit **204**
and the scheduler/multiplexer **204** applies the packets to
20 the test and debug port **205**. Trigger unit **209** receives
EVENT signals from the central processing unit **200** and
signals that are applied to the data trace generation unit
201, the program counter trace generation unit **202**, and the
timing trace generation unit **203**. The trigger unit **209**
25 applies TRIGGER and CONTROL signals to the central
processing unit **200** and applies CONTROL (i.e., STOP and
START) signals to the data trace generation unit **201**, the
program counter generation unit **202**, and the timing trace
generation unit **203**. The sync ID generation unit **207**
30 applies signals to the data trace generation unit **201**, the
program counter trace generation unit **202** and the timing

5 trace generation unit **203**. While the test and debug apparatus components are shown as being separate from the central processing unit **201**, it will be clear that an implementation these components can be integrated with the components of the central processing unit **201**.

10

Referring to Fig. 3, the relationship between selected components in the target processor **20** is illustrated. The data trace generation unit **201** includes a packet assembly unit **2011** and a FIFO (first in/first out) storage unit
15 **2012**, the program counter trace generation unit **202** includes a packet assembly unit **2021** and a FIFO storage unit **2022**, and the timing trace generation unit **203** includes a packet generation unit **2031** and a FIFO storage unit **2032**. As the signals are applied to the packet
20 generators **201**, **202**, and **203**, the signals are assembled into packets of information. The packets in the preferred embodiment are 10 bits in width. Packets are assembled in the packet assembly units in response to input signals and transferred to the associated FIFO unit. The
25 scheduler/multiplexer **204** generates a signal to a selected trace generation unit and the contents of the associated FIFO storage unit are transferred to the scheduler/multiplexer **204** for transfer to the emulation unit. Also illustrated in Fig. 3 is the sync ID generation
30 unit **207**. The sync ID generation unit **207** applies an SYNC ID signal to the packet assembly unit of each trace

5 generation unit. The periodic signal, a counter signal in the preferred embodiment, is included in a current packet and transferred to the associated FIFO unit. The packet resulting from the SYNC ID signal in each trace is transferred to the emulation unit and then to the host
10 processing unit. In the host processing unit, the same count in each trace stream indicates that the point at which the trace streams are synchronized. In addition, the packet assembly unit **2031** of the timing trace generation unit **203** applies an INDEX signal to the packet assembly
15 unit **2021** of the program counter trace generation unit **202**. The function of the INDEX signal will be described below.

Referring to Fig. 4A, the assembly of timing packets is illustrated. The signals applied to the timing trace
20 generation unit **203** are the CLOCK signals and the ADVANCE signals. The CLOCK signals are system clock signals to which the operation of the central processing unit **200** is synchronized. The ADVANCE signals indicate an activity such as a pipeline advance or program counter advance (())
25 or a pipeline non-advance or program counter non-advance (1). An ADVANCE or NON-ADVANCE signal occurs each clock cycle. The timing packet is assembled so that the logic signal indicating ADVANCE or NON-ADVANCE is transmitted at the position of the concurrent CLOCK signal. These
30 combined CLOCK/ADVANCE signals are divided into groups of 8 signals, assembled with two control bits in the packet

5 assembly unit **2031**, and transferred to the FIFO storage unit **2032**.

Referring to Fig. 4B, the trace stream generated by the timing trace generation unit **203** is illustrated. The first
10 (in time) trace packet is generated as before. During the assembly of the second trace packet, a SYYN ID signal is generated during the third clock cycle. In response, the timing packet assembly unit **2031** assembles a packet in response to the SYNC ID signal that includes the sync ID
15 number. The next timing packet is only partially assembled at the time of the SYNC ID signal. In fact, the SYNC ID signal occurs during the third clock cycle of the formation of this timing packet. The timing packet assembly unit **2031** generates a TIMING INDEX 3 signal (for the third
20 packet clock cycle at which the SYNC ID signal occurs) and transmits this TIMING INDEX 3 signal to the program counter packet assembly unit **2031**.

Referring to Fig. 5, the parameters of a sync marker in the
25 program counter trace stream, according to the present invention is shown. The program counter stream sync markers each have a plurality of packets associated therewith. The packets of each sync marker can transmit a plurality of parameters. A SYNC POINT TYPE parameter
30 defines the event described by the contents of the accompanying packets. A program counter TYPE FAMILY

5 parameter provides a context for the SYNC POINT TYPE
parameter and is described by the first two most
significant bits of a second header packet. A BRANCH INDEX
parameter in all but the final SYNC POINT points to a bit
within the next relative branch packet following the SYNC
10 POINT. When the program counter trace stream is disabled,
this index points a bit in the previous relative branch
packet when the BRANCH INDEX parameter is not a logic "0".
In this situation, the branch register will not be complete
and will be considered as flushed. When the BRANCH INDEX
15 is a logic "0", this value point to the least significant
value of branch register and is the oldest branch in the
packet. A SYNC ID parameter matches the SYNC POINT with
the corresponding TIMING and/or DATA SYNC POINT which are
tagged with the same SYNC ID parameter. A TIMING INDEX
20 parameter is applied relative to a corresponding TIMING
SYNC POINT. For all but LAST POINT SYNC events, the first
timing packet after the TIMING PACKET contains timing bits
during which the SYNC POINT occurred. When the timing
stream is disabled, the TIMING INDEX points to a bit in the
25 timing packet just previous to the TIMING SYNC POINT packet
when the TIMING INDEX value is nor zero. In this
situation, the timing packet is considered as flushed. A
TYPE DATA parameter is defined by each SYNC TYPE. An
ABSOLUTE PC VALUE is the program counter address at which
30 the program counter trace stream and the timing information
are aligned. An OFFSET COUNT parameter is the program

5 counter offset counter at which the program counter and the timing information are aligned.

Referring to Fig. 6A, a program counter trace stream for a hypothetical program execution is illustrated. In this
10 program example, the execution proceeds without interruption from external events. The program counter trace stream will consist of a first sync point marker 601, a plurality of periodic sync point ID markers 602, and last sync point marker 603 designating the end of the test
15 procedure. The principal parameters of each of the packets are a sync point type, a sync point ID, a timing index, and an absolute PC value. The first and last sync points identify the beginning and the end of the trace stream. The sync ID parameter is the value from the value from the
20 most recent sync point ID generator unit. In the preferred embodiment, this value is a 3-bit logic sequence. The timing index identifies the status of the clock signals in a packet, i.e., the position in the 8 position timing packet when the event producing the sync signal occurs.
25 And the absolute address of the program counter at the time that the event causing the sync packet is provided. Based on this information, the events in the target processor can be reconstructed by the host processor.

30 Referring to Fig. 6B, the reconstruction of the program execution from the timing and program counter trace streams

5 is illustrated. The timing trace stream consists of packets of 8 logic "0"s and logic "1"s. The logic "0"s indicate that either the program counter or the pipeline is advanced, while the logic "1"s indicate the either the program counter or the pipeline is stalled during that
10 clock cycle. Because each program counter trace packet has an absolute address parameter, a sync ID, and the timing index in addition to the packet identifying parameter, the program counter addresses can be identified with a particular clock cycle. Similarly, the periodic sync
15 points can be specifically identified with a clock cycle in the timing trace stream. In this illustration, the timing trace stream and the sync ID generating unit are in operation when the program counter trace stream is initiated. The periodic sync point is illustrative of the
20 plurality of periodic sync points that would typically be available between the first and the last trace point, the periodic sync points permitting the synchronization of the three trace streams for a processing unit.

25 Referring to Fig. 7A, the general technique for reconstruction of the trace streams is illustrated. The trace streams originate in the target processor **12** as the target processor **12** is executing a program **1201**. The trace signals are applied to the host processing unit **10**. The
30 host processing unit **10** also includes the same program **1201**. Therefore, in the illustrative example of Fig. 6

5 wherein the program execution proceeds without interruptions or changes, only the first and the final absolute addresses of the program counter are needed. Using the advance/non-advance signals of the timing trace stream, the host processing unit can reconstruct the
10 program as a function of clock cycle. Therefore, without the sync ID packets, only the first and last sync markers are needed for the trace stream. This technique results in reduced information transfer. Fig. 6 includes the presence of periodic sync ID cycles, of which only one is shown.
15 The periodic sync ID packets are important for synchronizing the plurality of trace streams, for selection of a particular portion of the program to analyze, and for restarting a program execution analysis for a situation wherein at least a portion of the data in the trace data
20 stream is lost. The host processor can discard the (incomplete) trace data information between two sync ID packets and proceed with the analysis of the program outside of the sync timing packets defining the lost data.

25 As indicated in Fig. 6A, the program counter trace stream includes the absolute address of the program counter for an instruction. Referring to Fig. 7B, each processor can include a processor pipeline **71**. When the instruction leaves the processor pipeline, the instruction is entered
30 in the pipeline flattener **73**. At the same time, an access of memory unit **72** is performed. The results of the memory

5 access of memory unit **72**, which may take several clock cycles, is then merged the associated instruction in the pipeline flattener **73** and withdrawn from the pipeline flattener **73** for appropriate distribution. The pipeline flattener **73** provides a technique for maintaining the order
10 of instructions while providing for the delay of a memory access. In the preferred embodiment, the absolute address used in the program counter trace stream is the derived from the instruction of leaving the pipeline flattener **71**. As a practical matter, the absolute address is delayed by
15 an appropriate number of cycles. It is not necessary to use a pipeline flattener **73**. The instructions can have appropriate labels associated therewith to eliminate the need for the pipeline flattener **73**.

20 In the preferred embodiment, the state machine operates in three states, a program execution state (also known as a primary or a background state), a interrupt service routine state (also known as a secondary or foreground state) and a halt or break state. In the program execution state,
25 program instructions are executing in the central processing unit. In the interrupt service routine state, interrupt service routine instruction are executing on the central processing unit hardware. And in the halt or break state, the pipeline of the central processing unit is not
30 executing instructions and test and debug procedures can be implemented.

5

In Fig. 8A through Fig. 8D, the primary code (background) code is halted, but the interrupt service routine code is not executed. Referring to Fig. 8A and Fig. 8B, the effect of a code execution halt is shown for an unprotected pipeline and a pipeline flattener. In Fig. 8A, secondary code is not executed, the timing trace stream and the program counter and data trace streams are excluded and the pipeline flattener is not flushed, i.e., the contents are not removed until the primary code resumes execution in an unprotected pipeline. Note in the pipeline flattener, once the program code execution is resumed, the contents of the pipeline flattener are removed. In the preferred embodiment, the pipeline flattener has 6 stages, the six stages being indicated in the pipeline and being held during the program code execution halt. In Fig. 8B, no secondary program execution is implemented, the timing trace stream is enabled, while the program counter and data trace streams are disabled.

25 Referring to Fig. 8C and Fig. 8D, the diagrams of Fig. 8A and Fig. 8B are shown with a pipeline flattener flush, i.e., a protected pipeline, at the beginning of a program execution code halt. In Fig. 8C, a timing trace stream, program counter trace stream, and the data trace stream are absent during a program execution while in Fig. 8D, the timing trace stream, but not the program counter and data

5 trace stream, is generated during the program code execution halt. Note that once the program code execution is resumed, 6 clock cycles are required before (non-null) instructions exit from the pipeline flattener.

10 In Fig. 9A through Fig. 9H, after a primary (background) code execution halt, an interrupt service routine (foreground) code is executed. In Fig. 9A through Fig. 9D, the timing trace stream of the interrupt service routine is not traced. Referring to Fig. 9A, the interrupt service

15 routine code is implemented and the timing trace stream, the program counter trace stream and the data trace stream are not enabled. No flush of the pipeline flattener is provided, however, the primary instructions exiting from the pipeline flattener as a result of the secondary code

20 execution are traced. In Fig. 9B, the primary code execution is halted and the timing trace stream is enabled, but not the program counter and the data trace streams, for the interrupt service routine. The timing trace stream is not affected by the code execution halts. The timing trace

25 stream is generated with no flush of the pipeline flattener, i.e., the timing trace stream resumes after the halt and with the initiation of the interrupt service routine. Note that the contents of the pipeline flattener are held during the halt of the code execution. Fig. 9C

30 and Fig. 9D are similar to Fig. 9A and Fig. 9B except that the pipeline is protected. Therefore, the pipeline

5 flattener is flushed, i.e., continues to be emptied immediately, following the code execution halt. In Fig. 9C, no trace stream is enabled, while in Fig. 9D only the timing trace stream is enabled and this trace stream is not affected by the code halts. Fig. 9E and Fig. 9F repeat the activity for an unprotected pipeline found in Fig. 9A and Fig. 9B, respectively, however, with the timing trace stream, the program counter trace stream and the data trace stream for interrupt service routine are enabled. In Fig. 9E, none of the three trace streams are operative during the code execution halt, while in Fig. 9F the timing trace stream is enabled during the code execution halts. Fig. 9G and Fig. 9H repeat the diagrams of Fig. 9E and Fig. 9F, respectively, for a protected pipeline. A pipeline flush after each code execution halt is implemented. No interrupt service routine trace stream is enabled in Fig. 9G. In Fig. 9F, only the timing trace stream is enabled.

2. Operation of the Preferred Embodiment

25 Using the apparatus of the present invention, the program counter, the data and the timing trace streams can be controlled as determined by the state of the target processor. The interrupt service routine can be optionally included in the program counter/data trace streams. Similarly, the timing trace stream can be optionally included with the code execution halts, whether the

5 interrupt service routine is included in the trace streams or not. In this manner, the user can make most effective use of the trace facilities.

10 In order to accommodate the delay in access to the memory unit, the instructions are routed through a pipeline flattener. Therefore, during a code execution halt, the pipeline flattener will contain instructions that are still in the process of being executed. The program counter address is delayed to accommodate the delay of the pipeline
15 and the delay of the pipeline flattener. The pipeline flattener in an unprotected pipeline stalls along with the pipeline when the code execution is halted. In a protected pipeline continues to fill with nulls during a code execution halt, thereby expelling the instructions entered
20 in the primary or second code execution state. Although the pipeline flattener expedites the separation of the primary and secondary code execution states, the pipeline flattener is not required for instruction alignment. Tags can be separately associated with program counter values,
25 read activity, and write activity, obviating the need for the pipeline flattener.

The reconstruction of the target processor activity from the trace streams relies on the ability of relate the
30 timing trace stream and the program counter trace stream. This relationship is provided by having periodic sync ID

5 information transmitted in each trace stream. In addition,
the timing packets are grouped in packets of eight signals
identifying whether the program counter or the pipeline
advanced or didn't advance. The sync markers in the
program counter stream include both the periodic sync ID
10 and the position in the current eight position packet when
the event occurred. Thus, the clock cycle of the event can
be specified. In addition, the address of the program
counter is provided in the program counter sync markers so
that the debug halt event can be related to the execution
15 of the program.

The sync marker trace streams illustrated above relate to an
idealized operation of the target processor in order to
emphasize the features of the present invention. Numerous
20 other sync events (e.g. branch events) will typically be
included in the program counter trace stream.

In the testing of a target processor, large amounts of
information need to be transferred from the target
25 processor to the host processing unit. Because of the
large amount of data to be transferred within a limited
bandwidth, every effort is provided to eliminate necessary
information transfer. For example, the program counter
trace stream, when the program is executed in a straight-
30 forward manner and the sync ID markers are not present,
would consist only of a first and last sync point marker.

5 The execution of the program can be reconstructed as described with respect to Fig. 7. The program counter trace streams includes sync markers only for events that interrupt/alter the normal instruction execution such as branch sync markers and debug halt sync markers.

10

In the foregoing discussion, the sync markers can have additional information embedded therein depending on the implementation of the apparatus generating and interpreting the trace streams. This information will be related to the parameters shown in Fig. 5. It will also be clear that a data trace stream, as shown in Fig. 2 will typically be present. The periodic sync IDs as well as the timing indexes will also be included in the data trace stream. In addition, the program counter absolute address parameter can be replaced by the program counter off-set register in certain situations.

20

While the invention has been described with respect to the embodiments set forth above, the invention is not necessarily limited to these embodiments. Accordingly, other embodiments, variations, and improvements not described herein are not necessarily excluded from the scope of the invention, the scope of the invention being defined by the following claims.

25